OCZ PTL1-25SAT3-64G SSD

From Random Projects
Revision as of 19:43, 7 October 2018 by Uwe Hermann (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Photos

Logic analyzer traces

I captured the communication of some of the ICs on the board and put them into the sigrok-dumps repo of the sigrok project (you can view them e.g. via PulseView).

Decoding via sigrok-cli can also be done.

Analysis

UART

$ sigrok-cli -i ocz_uart_nothing_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv
00000000  5b 5b 5b 5b 5b 5b                                 |[[[[[[|
00000006
$ sigrok-cli -i ocz_uart_j2_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv
00000000  15 15 15 15 15 15 15 15  15                       |.........|
00000009
$ sigrok-cli -i ocz_uart_j3_shorted.sr -P uart:tx=TX -B uart=tx
sata_task started: S= DRIVE_IDLE_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE