Difference between revisions of "OCZ PTL1-25SAT3-64G SSD"

From Random Projects
Jump to: navigation, search
(Created page with "== Photos == <gallery> File:Ocz ptl1-25sat3-64g pcb top.jpg|<small>PCB, top</small> File:Ocz ptl1-25sat3-64g pcb bottom.jpg|<small>PCB, botttom</small> File:Ocz ptl1-25sat3-6...")
 
 
Line 11: Line 11:
 
File:Ocz ptl1-25sat3-64g apkq l145.jpg|<small>APKQ L145</small>
 
File:Ocz ptl1-25sat3-64g apkq l145.jpg|<small>APKQ L145</small>
 
</gallery>
 
</gallery>
 +
 +
== Logic analyzer traces ==
 +
 +
I captured the communication of some of the ICs on the board and put them into the [https://sigrok.org/gitweb/?p=sigrok-dumps.git;a=tree;f=spi/spiflash/st_m25p40 sigrok-dumps] repo of the [https://sigrok.org/ sigrok] project (you can view them e.g. via [https://sigrok.org/wiki/PulseView PulseView]).
 +
 +
* [https://sigrok.org/gitweb/?p=sigrok-dumps.git;a=tree;f=spi/spiflash/st_m25p40 sigrok-dumps: spi/spiflash/st_m25p40]
 +
 +
Decoding via [https://sigrok.org/wiki/Sigrok-cli sigrok-cli] can also be done.
 +
 +
== Analysis ==
 +
 +
=== UART ===
 +
 +
<small>
 +
$ '''sigrok-cli -i ocz_uart_nothing_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv'''
 +
00000000  5b 5b 5b 5b 5b 5b                                |[[[[[[|
 +
00000006
 +
 +
'''$ sigrok-cli -i ocz_uart_j2_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv'''
 +
00000000  15 15 15 15 15 15 15 15  15                      |.........|
 +
00000009
 +
 +
'''$ sigrok-cli -i ocz_uart_j3_shorted.sr -P uart:tx=TX -B uart=tx'''
 +
sata_task started: S= DRIVE_IDLE_STATE
 +
drive state: DRIVE_RESET_STATE
 +
drive state: DRIVE_RESET_STATE
 +
drive state: DRIVE_RESET_STATE
 +
drive state: DRIVE_RESET_STATE
 +
drive state: DRIVE_RESET_STATE
 +
drive state: DRIVE_RESET_STATE
 +
</small>

Latest revision as of 19:43, 7 October 2018

Photos

Logic analyzer traces

I captured the communication of some of the ICs on the board and put them into the sigrok-dumps repo of the sigrok project (you can view them e.g. via PulseView).

Decoding via sigrok-cli can also be done.

Analysis

UART

$ sigrok-cli -i ocz_uart_nothing_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv
00000000  5b 5b 5b 5b 5b 5b                                 |[[[[[[|
00000006
$ sigrok-cli -i ocz_uart_j2_shorted.sr -P uart:tx=TX -B uart=tx | hexdump -Cv
00000000  15 15 15 15 15 15 15 15  15                       |.........|
00000009
$ sigrok-cli -i ocz_uart_j3_shorted.sr -P uart:tx=TX -B uart=tx
sata_task started: S= DRIVE_IDLE_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE
drive state: DRIVE_RESET_STATE